Skip to content

Commit c4560c9

Browse files
committed
Fix README.md badge
1 parent 898ddeb commit c4560c9

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44
![banner](docs/img/mini-isp.png)
55
-->
66

7-
[![Synthesis](https://github.com/amd/mini-isp/actions/workflows/synthesis.yml/badge.svg?event=push)](https://github.com/amd/mini-isp/actions/workflows/synthesis.yml) [![Test](https://github.com/amd/mini-isp/actions/workflows/test.yml/badge.svg?event=push)](https://github.com/amd/mini-isp/actions/workflows/test.yml) [![Simulation](https://github.com/amd/mini-isp/actions/workflows/simulation.yml/badge.svg?event=push)](https://github.com/amd/mini-isp/actions/workflows/simulation.yml)
7+
[![Lint, simulate, synthesize, test and docs](https://github.com/amd/mini-isp/actions/workflows/cicd.yml/badge.svg)](https://github.com/amd/mini-isp/actions/workflows/cicd.yml)
88

99
A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.
1010

0 commit comments

Comments
 (0)